欧美黄三级在线观看-欧美黄区-欧美黄免在线播放-欧美黄a-欧美狠狠干-欧美狠狠插

Contact Us???
Your Position: Home > Support > Service Center

Microsoft joined a new generation of DRAM groups of HMCC reason

2012/8/16??????view: 455

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 国产网红福利 | 91精品国产综合久久精品 | 天天干天天操天天射 | 成人欧美一区在线视频在线观看 | 日韩亚洲一区二区三区 | 一级一级一级一级毛片 | 美国成人毛片 | 亚洲国产日韩a在线亚洲 | 欧美精品一区二区三区视频 | 亚洲成人网在线 | 韩国十八禁毛片无遮挡 | 亚洲欧美国产另类 | 亚洲一区二区在线视频 | 免费看成人毛片日本久久 | 一级黄色α片 | 午夜高清免费在线观看 | 国产香蕉影视院 | 国产一级片 | 国内一级特黄女人精品毛片 | 69免费在线视频 | 色网站在线观看 | 日本免费网站观看 | 日本在线观看免费 | 亚洲天码中文字幕第一页 | 精品国产免费一区二区 | 天天爱综合 | 天天操天天操天天操天天操 | 亚洲图片二区 | 久久亚洲精品一区成人 | 三级黄色片在线观看 | 91福利在线免费观看 | 性做久久久久久久免费看 | 18女人毛片 | 午夜视频免费观看 | 日本在线视频免费观看 | 国产三级农村妇女在线看 | 日韩欧美在线视频不卡免费视频 | 国产精品视频在线免费观看 | 亚洲视频欧美视频 | 欧美日韩国产综合一区二区三区 | 国产精品成人观看视频网站 |